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I. INTRODUCTION
In any AC motor drive system, harmonics in the applied voltage cause losses and pulsating torques in the motor. The main reason for the development of pulse width modulation (PWM) technique for the motor-drive inverter was to reduce these harmonics and to ensure better control of the fundamental voltage. Again, three level inverters were developed to further reduce harmonics and consequently to increase the efficiency of the motor drive system. [1] Compared to the two-level inverter a conventional threelevel neutral point clamped (NPC) inverter features two additional active switches, two extra isolated gate drivers, and four extra diodes per phase leg ( Fig. 1(a) and 1(b) ). In case of three-level T-type neutral point clamped inverter (TNPC), a total of four active switches and four diodes are required per phase ( Fig. 1(c) ). Both NPC inverters have the advantage of better controllability of phase currents and DC link voltage, lower output current total harmonic distortion and therefore smaller passive components, higher efficiency at increased switching frequency (considering similar modulation technique), and lower voltage stress on the switching components (only for NPC inverter) [2, 3] .
There are many PWM modulation techniques for both twolevel inverter and three-level NPC inverter. For both inverters popular PWM techniques are sine-triangle PWM, space vector PWM, PWM with third harmonic injection, programmed PWM with selective harmonic elimination and current-regulated PWM from hysteresis control [4, 5] . In both cases the simplest form of PWM generation technique is sine-triangular PWM where sinusoidal control signals are compared with the triangular carrier signal(s) to generate gate pulses for the power switches. Fig. 2 (a) and 2(b) respectively show the simplified inputs and actual PWM inputs to the gate drivers of four switches (T1-T4) in a phase leg of a NPC or TNPC inverter circuit shown in Fig. 1 (a) and 1(b). Fig. 2 also shows the respective hypothetical phase to neutral voltage output, u(t). The auxiliary transistors (T2,T3) are driven with complementary gate signals to the main transistors (T1,T4). When the upper two switches (T1,T2) are on, the output voltage is equal to +DC, when the middle two switches (T2,T3) are on, the output voltage is zero, and when the bottom two switches (T3,T4) are on, the output voltage is equal to -DC. In this paper an FPGA based implementation of sine-triangular PWM modulation technique for three-level NPC inverter is presented. prototyping an experimentation phase of a design when the advantages of a three-level output stage are under investigation. Although the technique requires the addition of an FPGA device to perform the de-and re-modulation, it could potentially be used in a final design to extend an existing product family whilst keeping common DSP hardware and avoiding a major redesign and qualification process. 
A. Standard Sinusiodal PWM Techniques
Standard Sinusoidal PWM techniques for NPC inverters can be categorized according to the different types of carrier signals. Usually in three-level NPC inverters two triangular carrier signals are required for sine PWM modulation for each phase. These two carrier signals can be phase shifted or voltage shifted or both phase and voltage shifted. They are compared with a sinusoidal modulating waveform to generate the gate pulses for the semiconductor switches in each phase. The most common sinusoidal PWM techniques for NPC inverters are inphase disposition method and phase-opposition disposition method [6, 7] . 
Here, A m is the peak value of the modulating waveform and A c is the peak value of the carrier waveforms. For linear modulation, A m ≤ A c .
The PWM gate signals shown in Fig. 2 (b) can be found from the comparison between the modulating and carrier signals shown in Fig. 3 . For example, when the modulating signal is greater than the positive carrier signal in Fig. 3(a) , then the corresponding semiconductor switch is turned on i.e. V g1 is positive. Otherwise the semiconductor switch is turned off i.e. V g1 is zero. Similarly, the negative carrier determines V g2 . V g3 and V g4 are found by taking the complementary signals of V g1 and V g2 , respectively. Sometimes, zero sequence voltages are added to the modulating signal to reduce switching losses and to gain better control of the neutral point voltage [8] . 
B. Space Vector PWM Techniques
As shown in Fig. 2 each output phase voltage of the NPC inverter depends on the switching state of any two phase-leg switches. Therefore, there are three types of switching states per phase and in total there are 27 switching states for the three phase inverter [7, 9] If the three switching states corresponding to the DC, 0 and -DC levels are denoted as P, G and N, the 27 switching states can be shown in a space vector diagram as in easy transitions etc. are used to optimize the switching sequence of this modulation technique [7, 9] . 
C. Double Signal PWM Techniques
Two modulating signals are used per phase to generate the gate pulses in double signal PWM techniques. The simplest of these techniques uses two sinusoidal modulating waves, one positive and one negative and one triangular wave to generate the gate pulses for a phase leg (dipolar modulation) [5] . In [10] , two modified modulation signals were derived using a zero sequence voltage obtained from space-vector modulation patterns, which were then compared with two carrier signals to generate the gate pulses. Low frequency voltage oscillation of the neutral point was reduced by this method at the expense of increased switching losses compared to the sine PWM or space vector PWM techniques.
D. Other Hybrid Modulation Techniques
Several other hybrid modulation techniques were proposed for NPC inverters in the previous literatures. A hybrid modulation strategy combining the zero sequence voltage based double signal PWM and sine PWM is proposed in [11] , where the two modulating signals are further modified using a separate controlling parameter. This strategy gives an optimum performance in voltage sharing of the DC-link capacitors under all power factor operations at the expense of slightly higher switching loss. A DSP based single carrier modulation strategy is proposed in [12] , where gate signals between the three phases were cross-coupled to get the neutral point voltage balance.
III. CONFIGURATION OF THE SYSTEM
A three-level NPC inverter's modulator based on the sine PWM modulation was designed. In-phase disposition of carriers were used as the sine PWM modulation technique because of its better harmonic performance compared to others [6] . The three control signals for the sine PWM modulation had to be derived from an Emersion Control Techniques Unidrive SP0401. It is a commercial 400V rated motor drive based on a three-phase bridge (3PB) converter which can run in both open loop and closed loop mode. Space vector PWM with third harmonic injection is the modulation strategy for the Unidrives [13] . The gate driving circuit of the Unidrive SP0401 was modified to access the three gate signals of either upper-leg power devices or lower-leg power devices of the 3PB converter. Then, the three gate signals were demodulated to get the three control signals for sine PWM modulation of threelevel NPC inverter. An FPGA was used for the demodulation and also for the further sine PWM modulation of the NPC inverter.
IV. SIMULATION RESULTS
Both NPC and TNPC inverters were simulated in National Instrument Multisim Software considering 800V DC link. All the switches were considered ideal and independently operated and no parasitic was considered in the circuits. The parameters of a 4kW induction machine were used to simulate a fixed load, considering its fixed speed operation. Therefore, the frequency of phase to neutral voltage was 50 Hz. Fig. 5 depicts the gate signal generation strategy using sine PWM modulation technique. Although, here it is shown for only one phase-leg, the arrangement for rest of the two phaselegs was exactly same except for the control voltages, which would be 120° phase shifted from each other. In the upper two comparators, the 50Hz sinusoidal control signal was compared with two 3 kHz triangular carrier signals. Both triangular signals (V3 and V4) had only positive values, but they were 1μs delayed from each other to ensure 1μs dead-time between the complementary gate signals. The output of these comparators produced the gate signals for the transistor, T1 and its complementary pair transistor, T3 (Fig. 1) . Similarly, gate signals for the transistor T2 and its complementary pair, T4 were generated by comparing the same control signal with two triangular signals with only negative values (V1 and V2). Essentially, V1 and V2 were in phase with V3 and V4, respectively, but voltage shifted by an amount equal to the peak value of V3 and V4. The ratio between the peak values of control signal and carrier signal gives the modulation index, m a = 0.813. This modulation index was calculated from (1) to get the 230V RMS phase to neutral voltage, V u . The generated gate signals along with the control signal and carrier signals from the simulation are shown in Fig. 6 . The generated gate signals have coherent shapes of the theoretical gate signals shown in Fig. 2(b) .
V. FPGA IMPLEMENTATION
The sine PWM modulation strategy for the NPC inverter was implemented using an Altera DE0-Nano development board. The control signals for the modulator were found by Assuming the 3PB inverter is operating with a modulation index below one i.e. in linear modulation range, the control signal, D a will vary within a range of 0 to 1. Therefore, the maximum AC amplitude of D a can be 0.5. T PWM acts as an input to the 'Carrier signals generator' block which fixes the period of the two generated triangular carrier signals, the output of this block. The amplitude of both of the triangular waves has to be 0.5 so that the modulation index of the NPC PWM signal can change with respect to the change of modulation index in 3PB inverter. The 'comparator' block then compares the control signal with the two triangular waves to generate the PWM gate-driver signals for the upper two switches of the phase leg. The 'dead time' block generates the complementary gate signals for the lower two switches with a specific dead time. Finally, three sets of blocks shown in Fig. 7 were required for three phases.
The FPGA was programed using Quartus II software using VHDL programming language. The sampling of the signals was done with a 10 MHz clock derived from the 50 MHz oscillator of the DE0-Nano board.
A. Control signal generator block
This block continuously tries to detect the rising edges and falling edges of the input PWM signal by comparing an existing input with the immediate last input in every clock pulse. At every rising edge of the input it initiates a counter, which determines the width of the pulse at the falling edge of the input. The same counter determines the period of the input PWM, T PWM at the next rising edge. Then the duty ratios are calculated by dividing the pulse width value with the period value. However, this division will create a fixed point number ranging from 0 to 1. Therefore, to eliminate the need for a fixed point calculation, each duty ratio is multiplied by a 17 bit number 65536 (2^16). The duty ratio of the 3PB gate signal changes in a sinusoidal manner [14] according to equation (3) .
Here m a is the modulation index and f m is the frequency of the control signal. During the steady state operation of induction machine connecting to the drive, m a will be 0.813 (Section IV). So, D a (t) will be changing from 0.0935 to 0.9065 (Fig. 7) . The 17 bit multiplier, 65536 will increase the accuracy between the calculated duty ratios.
B. Carrier signals generator block
The basic logic behind this block for generating triangular wave is as follows: during half of the PWM period, T PWM the amplitude of one triangular wave is incremented from 0.5 to 1 and the other half of the period the amplitude is decremented from 1 to 0.5. The other voltage shifted triangular wave is found by vertically shifting the first triangular wave by 0.5. Because the control signal is multiplied by 65536, so the triangular waves are also weighted by the same number to ensure clarity in further calculations between them.
C. Comparator block
The control signal is compared with the two triangular waves to generate the gate driver signals for the upper two switches using the logic explained in Section II.
D. Dead time block
The dead time blocks produce the final NPC inverter's gate driver signals with a specific dead time between the complementary signals. There is also an enable input to this block through which all the outputs can be forced to zero.
E. Input and output safety blocks
As the input PWM signals to the FPGA are not synchronised with the FPGA clock signal, therefore, there is a possibility that the input signal transition can fall near to a clock edge, which can violate any register's timing requirements causing metastability problems. One way to mitigate the metastability problem is to add some delay to the input PWM by adding extra register stages as the probability of metastability decreases exponentially with respect to the propagation delay [15] . For this reason 3PB PWM signals went through some D-flip-flops before they enter the 'Control signal generator' block.
Again, output NPC PWM gate driver signals could be turned on or turned off by three DIP switches on the DE0-Nano board. Another safety block was also included to check input signals before turning on the output. I n total 27% of the total logic elements and 588 dedicated logic registers of the Cyclone IV FPGA were used for the design.
VI. EXPERIMENTAL RESULTS
The programed FPGA was tested by using a TGi TG5011A function generator and a modified Control Techniques Unidrive SP0401. With the function generator only single phase-leg NPC gate driver signals could be observed because of its single channel output. With the Unidrive all the twelve gate driver signals for an NPC inverter were observed.
A. Testing the modulator with a function generator
A PWM signal was generated with the function generator by comparing a 50 Hz control signal with a 3 kHz switching signal. It was put as an input to the designed modulator and four gate driver signals were found for a phase-leg of an NPC inverter. Input and output signals are shown in Fig. 8 .
The results showed good coherence with the theory and simulation. The generated PWM signals also showed close to 20ms fundamental period as shown in Fig. 8 , which corresponded to the 50 Hz control signal. The switching frequency of the input PWM and the frequency of the control signal were changed to different values and the output gate driver signals were observed to validate the modulator's performance at different operating conditions.
B. Testing the modulator with a Unidrive
A modified Unidrive SP0401 was used to get isolated six 3PB inverter gate signals from it using its low voltage DC operation mode. The three gate signals to the lower phase-leg switches of the 3PB inverter were used as the inputs of the FPGA modulator. A resistive divider was used to interface the Unidrive with the DE0-Nano board. It converted the 24V logic signals from the Unidrive to 3.3V logic signals, a compatible level for the FPGA input pins.
The input DC link voltage of the Unidrive was fixed to 48V for its low voltage DC operation mode. Therefore, its maximum rotational frequency setting had to be fixed to 105 rpm to ensure the gate signals were under-modulated (the open loop V/f profile could not be changed in the Unidrive).
This corresponded to an output voltage frequency of 3.5 Hz. The output NPC inverter's gate driver signals were observed for different switching frequencies (3,4,6,8,12 and 16 kHz) . The gate driver signals for the upper leg switches are shown in Fig. 9 and Fig. 10 for the switching frequencies of 3 kHz and 12 kHz, respectively. Here Vg11, Vg12, Vg21, Vg22, Vg31, and Vg32 correspond to the gate driver input signals for the upper-leg switches of a three phase NPC inverter. From both figures it is clear that all the produced gate driver signals closely match the theory and simulation results. However, as the input PWMs from the Unidrive was not as clean as the PWM from the signal generator, most of the gate signals had spearing pulses at around -0.004 second in Fig. 10 .
It is believed that an improved signal conditioning circuit inserted between the Unidrive and the FPGA would eliminate this problem (for these tests only a crude potential divider circuit was used to translate the 24V drive signals to 3.3V). It is likely that a dedicated level-shifting device would improve matters considerably. Alternatively, a direct tap from the Unidrive ASIC PWM outputs (which are likely 3.3V or 5V logic signals) could be used as input to the FPGA instead of the gate signals. This would have the additional advantage of removing any pulse-length distortion introduced by the gate drive circuitry, but may bypass any additional protection logic external to the ASIC. 
VII. CONCLUSIONS
The design procedure of a sine PWM modulator for a NPC or TNPC inverter has been presented in this paper. The practical implementation was done using an FPGA, where the input control signals were derived from PWM gate signals of a 3PB inverter. At first, the modulation technique was verified by simulating the NPC and TNPC inverters in National Instrument Multisim software. Then VHDL code was prepared for different blocks of the modulator. Two safety features were included at the input and at the output to ensure its proper operation. The gate driver signals generated from the FPGA matched closely with the simulation results and theoretical predictions.
The study concluded with the production of proof-ofconcept hardware demonstrating that the existing Unidrive design can be modified to extract the required PWM signals and that these signals can be practically re-modulated to drive an NPC output stage. One application of this modulation technique would be comparing the performance of an identically rated two-level 3PB inverter with a threelevel NPC or TNPC inverter where both of them would use the same control loop.
